[1]
“FPGA Acceleration and Memory-Aware Architecture Design of Modified OverFeat CNNs for Low-Power, Sub-Millisecond Perception Pipelines in Autonomous Driving”, TSP, vol. 2, no. 3, Aug. 2026, Accessed: Aug. 24, 2026. [Online]. Available: https://www.thesciencepostjournal.com/index.php/tsp/article/view/245