View of FPGA Acceleration and Memory-Aware Architecture Design of Modified OverFeat CNNs for Low-Power, Sub-Millisecond Perception Pipelines in Autonomous Driving

Return to Article Details FPGA Acceleration and Memory-Aware Architecture Design of Modified OverFeat CNNs for Low-Power, Sub-Millisecond Perception Pipelines in Autonomous Driving Download